Cycle time optimization by timing driven placement with simultaneous netlist transformations
نویسندگان
چکیده
We present new concepts to integrate logic synthesis and physical design. Our methodology uses general Boolean transformations as known from technology-independent synthesis, and a recursive bi-partitioning placement algorithm. In each partitioning step, the precision of the layout data increases. This allows effective guidance of the logic synthesis operations for cycle time optimization. An additional advantage of our approach is that no complicated layout corrections are needed when the netlist is changed.
منابع مشابه
Layout driven retiming using the coupled edge timing model
Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear whether the predicted performance improvement is still valid after placement has been performed. This paper presents a new retiming algorithm using a highly accurate timing model. It takes into account the effect of retiming on capacit...
متن کاملTight coupling of timing-driven placement and retiming
Retiming is a widely investigated technique for performance optimization. In general, it performs extensive modifications on a circuit netlist, leaving it unclear, whether the achieved performance improvement will still be valid after placement has been performed. This paper presents an approach for integrating retiming into a timing-driven placement environment. The experimental results show t...
متن کاملBroadening the Scope of Multi-Objective Optimizations in Physical Synthesis of Integrated Circuits
Broadening the Scope of Multi-Objective Optimizations in Physical Synthesis of Integrated Circuits by David Anthony Papa Chair: Igor L. Markov In modern VLSI design, physical synthesis tools are primarily responsible for satisfying chip-performance constraints by invoking a broad range of circuit optimizations, such as buffer insertion, logic restructuring, gate sizing and relocation. This proc...
متن کاملSimultaneous Delay and Power Optimization for Multi-level Partitioning and Floorplanning with Retiming
Delay minimization and power minimization are two important objectives in the design of the high-performance, portable, and wireless computing and communication systems. Retiming is a very effective way for delay optimization for sequential circuits. In this paper we propose a unified framework for multi-level partitioning and floorplanning with retiming, targeting simultaneous delay and power ...
متن کاملTiming-Driven Placement using Design Hierarchy Guided Constraint Generation
Design hierarchy plays an important role in timing-driven placement for large circuits. In this paper, we present a new methodology for delay budgeting based timing-driven placement. A novel slack assignment approach is described as well as its application on delay budgeting with design hierarchy information. The proposed timing-driven placement flow is evaluated using an industrial place and r...
متن کامل